Series 16

HARDWARE DOCUMENTATION

DDP-516 Paper Tape Reader Option Model 516-50/9550

INSTRUCTION MANUAL

This manual contains a description of the DDP-516 Paper Tape Reader Option, Model 516-50/9550, and its operation. A parts list, logic block diagrams, and special circuit module descriptions are included.

DOC.NO. 130071642F ■ ORDER NO. M-973 ■ OCT. 1970

COPYRIGHT © 1966, 1967, 1968, 1969, 1970, HONEYWELL INC. COPYRIGHT © 1971, HONEYWELL INFORMATION SYSTEMS INC.

The information contained herein is the exclusive property of Honeywell Information Systems Inc., except as otherwise indicated, and shall not be disclosed or reproduced, in whole or in part, without explicit written authorization from the company. The distribution of this material outside the company may occur only as authorized.

REVISION HISTORY

New Revision Level of Manual	Change No.	Effective Date	Number and New Revision Level of Affected Drawings	Pages Affected by Revision
С	4239	May 1968	015353D 015354D 015347D	9/10 11/12 17/18
D	5608	June 1968	015357E	7/8 17/18
E	5609	Aug. 1968	015353E 015354E	9/10 11/12 A-1; Deleted CC-060 and CC-127 PACs
F	5714	Oct. 1968	015353F 015354F	9/10 11/12 5 7/8 A-1: Add CC-272 PAC

Publications Department, Field Engineering Division, Newton, MA 02161

Printed in the United States of America All rights reserved

CONTENTS

		Page
Introduction		1
Referenc	ce Data	1
Physical	Characteristics	1
Function	al Description	1
Tape Fo	rmat	2
Power R	equirements	2
Operatio	n	2
Maintena	ince	2
Installation		2
Connecto	or and PAC Layout	2
Interface	Connections	3
Theory of Open	ration	3
Run Com	mand	3
Time A		3
Time B		3
Stop Com	nmand	5
Parts List		6
Appendix μ-	-PAC Descriptions	A - 1
	ILLUSTRA TIONS	
Figure/LBD No	<u>.</u> .	Page
1	Tape Format	2
2	Tape Reader Interface, Block Diagram	4
3	Tape Reader Interface Timing	5
0.300	Paper Tape Reader Control	9
0.301	Paper Tape Reader Buffer Registers	11
0.302	Connectors Paper Tape Reader	13
0.303	Paper Tape Reader Device Cable	15
0.304	PAC Allocation Paper Tape Reader Option	17
014290	Punch/RDR Main Assembly Drawing	19
	TABLES	Page
1	Function Index	6
2	Parts List	7
		• •

DDP-516-50 PAPER TAPE READER

INTRODUCTION

The DDP-516-50 Paper Tape Reader Option consists of an unmodified Digitronics Perforated Tape Reader (Model 2500) and one 1 x 3 assembly of interface logic linking the paper tape reader to the main frame of the DDP-516 General Purpose Computer. This document provides technical information on the interface logic.

Reference Data

The following manuals are recommended for supplementary reference:

Technical Manual, Perforated Tape Reader, Model 2500 (Digitronics Corp.)

Programmers Reference Manual for the DDP-516 General Purpose Computer, 3C

Doc. No. 130071585

Interface Manual for DDP-516 General Purpose Computer, 3C Doc. No. 130071624 Installation Manual for DDP-516 General Purpose Computer, 3C Doc. No. 130071625 Instruction Manual for μ -PAC Integrated Circuit Modules, 3C Doc. No. 130071369

Physical Characteristics

The paper tape reader is 10 in. wide and 6 in. high. It extends 10-5/8 in. behind the front panel and 2-3/8 in. in front of the panel. The reader weighs approximately 15 lb and is secured to a rack mount adapter panel for mounting in the 3C Paper Tape Equipment Cabinet. The reader is linked to the control module logic BLOC by a control cable with a maximum permissible length of 50 ft. (LBD No. 0.303). The interface logic BLOC mounts in any available BLOC location in a DDP-516 or satellite cabinet.

Functional Description

The paper tape reader is unidirectional and reads eight-level tape continuously at a slewing rate of 300 characters per second. When operated in an asynchronous start/stop mode, the reader is capable of stopping on the next character at a maximum slew rate of 300 characters per second. All eight data levels are read from the tape to the device buffer and transferred intact to the DDP-516 input data bus. Tape leader characters are transferred as an all ZERO configuration.

For additional information, refer to the Programmers Reference Manual for DDP-516 General Purpose Computer, 3C Doc. No. 130071585.

Tape Format

The paper tape reader uses standard 8-level tape punched in the format shown on Figure 1.




Figure 1. Tape Format

Power Requirements

The DDP-516-50 paper tape reader requires 105 Vac to 125 Vac, single phase, 60 Hz at 125 W. The DDP-516-9550 requires 105 Vac to 125 Vac, single phase, 50 Hz at 125 W.

Operation

Operating instructions for the paper tape reader are given in the Technical Manual for Paper Tape Reader, Model 2500 (Digitronics Corp.) and in the Programmers Reference Manual for the DDP-516 General Purpose Computer, 3C Doc. No. 130071585.

Maintenance

The paper tape reader data channels may require alignment and the pinch roller should be checked periodically. Refer to the technical manual for Digitronics Perforated Tape Reader for the maintenance procedures and recommended period of inspection and preventive maintenance. The interface requires no special maintenance.

INSTALLATION

Connector and PAC Layout

The paper tape reader mechanism mounts in a special paper tape equipment cabinet and the interface logic is contained within a standard 1 x 3 μ -BLOC. Connector and PAC locations within the BLOC are as shown on LBD No. 0.304 and connector pin assignments are shown on LBD No. 0.302.

Interface Connections

The DDP-516 I/O bus and the paper tape reader are connected through cable μ -PACs. Signal name and pin connections are shown on the logic diagrams. Pin assignments between the paper tape reader connector and the interface cable μ -PAC are shown on LBD No. 0.303. All wires are number 24 red/black twisted pairs, and can have a maximum length of 50 ft.

THEORY OF OPERATION

In general operation, the paper tape reader responds to two OCP functions: reader start and reader stop. When the reader is started, data characters are dropped into an 8-bit buffer register and stored until an input data transfer to the DDP-516 is accomplished. The tape slews at a speed which causes a new character to be dropped into the register every 3.3 ms. Input data transfer is accomplished by an INA instruction.

A standard interrupt provision is included as part of the interface, with the mask flip-flop responding to bit nine on the output bus.

The main subdivisions of interface logic and the data and control lines exchanged with the DDP-516 and reader mechanism are shown on Figure 2. An analysis of the paper tape reader interface logic is presented in the following paragraphs. The timing of tape reader data cycles is illustrated in Figure 3 and definitions of mnemonics are contained in Table 1.

Run Command

When OCP '0001 is detected by the coincidence of OCPXX+, ADB10-A, and RADXX+A, the run/stop flip-flop is set. The assertion output of the flip-flop is powered through a parallel NAND gate structure and level shifter to produce -6v on the RNSTP+ line to the reader mechanism. The reader brake disengages, the pinch roller engages, and the tape begins to slew.

Time A

Time A starts with tape motion (see Figure 3). The interface waits for synchronization with the paper tape reader sprocket signal (RSHXX+). When a sprocket hole passes over the sprocket channel photodiode, a negative-going RSHXX+ sprocket pulse is generated. Time A is terminated with the leading edge of RSHXX+ which in turn starts time B. The next time A and every time A thereafter, until tape motion stops, is initiated with the leading edge of RRLAD-.

Time B

During time B, data is strobed by D1PXX+, through level converters, to the interface buffer register. The manner in which the DDP-516 accepts the character depends on whether standard interrupt or programmed I/O is in effect.




Figure 2. Tape Reader Interface, Block Diagram




Figure 3. Tape Reader Interface Timing

If standard interrupt is being used and the mask flip-flop is set, the ready flip-flop causes the PlL00- priority interrupt line to go to ground. If the DDP-516 performs an SKS '0401, the presence of lNTXX- inhibits the DRL1N- line as an indication of an interrupt by the tape reader interface. This subsequently leads to the addressing of an INA '0001 or '1001 by the DDP-516 to transfer the contents of the reader buffer register into the DDP-516 A-register.

When an INA '0001 or '1001 is executed, either as a response to the PlL00- interrupt signal or in the course of a programmed I/O, the RRLAD- pulse is generated. This pulse resets the ready flip-flop, deenergizing PlL00-. For the duration of the device address, the RDADX+A and RDADX+B levels gate the contents of the buffer register to input bus lines 1NB09- through 1NB16-. During the RRL period, the DDP-516 accepts the data. At the leading edge of RRLAD-, the ready flip-flop (RDYXX+) is reset and the reset pulse CLEAR+ is generated to reset the buffer register. The interface then returns to time A to await the next sprocket signal.

Stop Command

3469

If an OCP '0101 is received during time A (0CPXX+ gated with ADB10+A and RADXX+), the RUNST+ flip-flop is reset and the interface returns to the reset condition. The RNSTP+ level returns to ground, engaging the tape reader brake and disengaging the pinch roller. The tape stops within 1.5 ms after RNSTP+ returns to ground.

Table 1. Function Index

CLEAR+ Reader clear pulse. Developed from the system normalize, master clear or reset ready line pulse. CMKXX-A Clear mask flip-flop 0.300 L10 D1PXX+A Drop-in pulse. Strobes the data from the reader into the buffer register. P1L00- Priority interrupt level. Signals computer that 0.300 L8
D1PXX+A Drop-in pulse. Strobes the data from the reader 0.300 E10/E11 into the buffer register.
DlPXX+B into the buffer register.
PILOG Priority interrupt level Signals computer that 0.300 L8
reader is interrupting.
RADXX+A Reader address. 0.300 C2/C3
RCH01+ through Reader data channels. 0.302 RCH08+
RDYXX+ Ready flip-flop. Set with the drop-in pulse and 0.300 Fl reset when the computer strobes the input bus.
RMASK+ Mask status flip-flop for the standard interrupt 0.300 F8 line.
RNSTP+ Run/stop to the paper tape reader. 0.300 K4
RRLAD- Reset ready line pulse. Gated with the reader 0.300 B4 address.
RSHXX+ Reader sprocket pulse. 0.302
SMK0l+ Set mask flip-flop for standard interrupt. 0.302
STOCP- Reader stop pulse. 0.300 C5

PARTS LIST


Table 2 contains the replaceable parts for the Paper Tape Reader option. Component parts for the μ -PAC digital modules, unless stated otherwise in the description, will be found in the associated documents listed below:


335 Series	Doc.	No.	130071369
All others	Doc.	No.	130071620

Reference (location) designations are variable and will be determined from the applicable system coding drawing.


Table 2. Parts List for DDP-516-50 Paper Tape Reader


Reference Designation	Description	3C Part No.	Quantity Required
	TAPE READER8 channels at 300 characters/ second; unidirectional; panel mtd; DIGITRONICS Model 2500; for component parts refer to vendor's manual	964 500 001	1
	μ-PAC DIGITAL MODULE delay multivibrator	Model CC-060	1
	μ-PAC DIGITAL MODULE gated flip-flop	Model CC-089	1
	μ-PAC DIGITAL MODULE buffer register	Model CC-092	1
	μ-PAC DIGITAL MODULE diode resistor	Model CC-272	1
	μ-PAC DIGITAL MODULE transfer gate	Model CC-152	1
	μ-PAC DIGITAL MODULE multi-input NAND gate	Model DC-335	1
	μ-PAC DIGITAL MODULE NAND gate Type 1	Model DI-335	2
	μ-PAC DIGITAL MODULE expandable NAND gate	Model DN-335	1
	μ-PAC DIGITAL MODULE negative logic level converter; for component parts refer to 3C Doc. No. 130071620	Model LC-335	1
	μ-PAC DIGITAL MODULE transfer gate	Model TG-335	1
	CONNECTOR PLANE ASSY c/o one 1x3 connector block, special level shift module and associated parts; except for module factory repairable only	1015389-701	1
	LEVEL SHIFT MODULE c/o printed wiring board, diode and resistor; 3-wire pin terminals; o/a dim. 0.150 in. w by 0.305 in. max h by 1.835 in lg excl terminals	2011608-701	1
	PRINTED WIRING BOARD etched wiring one side	2011522-001	1
	RESISTOR, COMPOSITION 910 ohms, 5%, 1/2w; MIL Type RC20GF911J	932 004 048	1
	SEMICONDUCTOR, DIODE 1N705A	943 102 010	1
	CABLE ASSY, SPECIAL PURPOSE c/o 10-pairs cabled and covered w/insulating sleeve; one end printed wiring board; other end 23-pin connector; o/a length 50 ft	1015331-701	1
	PRINTED WIRING BOARD μ -PAC configuration w/o components; incl cable clamp, clamping bar and plate	2013625-701	1
	CONNECTOR, PLUG 23 female contacts; incl jackscrews and rt ang cable clamp; U.S. COM-PONENTS UPCC-F-2HSL-23		1
	CABLE, SPECIAL PURPOSE twisted pair; #24 AWG; stranded conductors w/plastic insulation	940 352 001	500 ft
	CABINET, ELECTRICAL EQUIPMENT provides external mounting for both tape reader and/or tape punch (516-52 option); configuration and finish color to be specified by system requirements		1






1		В	C D E	F G	Н	J K	L L.B.D. NO.
1 2 071004 1 2 1000 3 4 1000 1 2 1000 1 2 1000 1 2 1000 1 3 4 1000							
1 2 071004 1 2 1000 3 4 1000 1 2 1000 1 2 1000 1 2 1000 1 3 4 1000							
0			ВП	CII			
1			 			-	
1 12						- 5 6 - 7 8 -	
15 16 18814 - 18 18 20 20 20 20 20 20 20 2		1 1					
PRIOR		1 1	OTBI3+ - 13 14 - INBI3 -	0TB05+ - 13 14 - INB05-	- k3 14 -	- 13 14 -	
1	•	- 17 18 -	PILOO 17 18 - OTB14+	DRLIN 17 18 - OTBO6+	i i	i i	
25 26		1 1	i i	i i	i i	į į	
RCHO + 1 2 RCHO2 + OTBO + 1 2 NBOB - OTBO + 1 2 NBOD - 1 3 3 4 NBOD - 1 3		1 1					
ST ST ST ST ST ST ST ST		l i		<u> </u>			
RCHOI+		1				I	
RCHOI+							
RCHO3+ 3 4 RCHO4+ INBIO		B17	B18	CIB			
RCHO5+ - 5			i i	OTBOI+ 2 - INBOI-	1 2	1 2	
RSHXX+		1 1					
- 11 12 - ADB15 - 11 12 - OTB12 + ADB10 - 11 12 - OTB04 + - 11 12 - OTB05 + - 13 14 - INB05 13 14 - INB05 13 14 - INB05 13 14 - INB05 15 16 - ADB11 15 16 - ADB11 15 16 - ADB11 15 16 INB06 - 17 18 - OTB05 + - 19 20 - INB05 19 20 19 2						'	
- 15 16 - INBI4 - 15 16 - ADBI6 - INBO6 - 15 16 - ADBI1 - 15 16 - ADBI1 - 15 16 - ADBI1 - 17 18 - OTBO6 + 19 20 - OTBO7 + OTBO		- 11 12 -	ADBI5 OTBI2 +	ADBIO 12 - OTBO4+	- 11 12	- 11 12 -	
- 19 20 - OTB15+ - 19 20 - INB15- OTB07+ - 19 20 - INB07 19 20		- 15 16		1			
- 23 24 - PWRFL- 23 24 - OTBIG+ SPARE+A 23 24 - OTBOS+ - 23 24 25 26 - CMKXX- 25 26 - VDCOO-E SMKXX- 25 26 - VDCOO-A - 25 26 27 28 - SPARE+C- 27 28 - VDCOO-F OCPLS- 27 28 - VDCOO-B - 27 28 29 30 - RRL'N- 29 30 - VDCOO-A [JMP06-6] SMKOI- 29 30 - VDCOO-C - 29 30					1 I		
25 26 - CMKXX - 25 26 - VDCOO - E SMKXX - 25 26 - VDCOO - A - 25 26 27 28 27 28 29 30 - RRL'N - 29 30 - VDCOO - A [JMP06 - 6] SMKOI - 29 30 - VDCOO - C - 29 30		1 1			1 1		
29 30 - RRL'N- 29 30 - VDC06-A [JMPC6-C] SMK01- 29 30 - VDC00-C - 29 30 - 20 30 - 20 3		25 26	CMKXX 25 26 - VDC00-E	SMKXX 25 26 - VDC00-A	- 25 26 -	- 25 26 -	
[7] 70 HOTOL 7: 70 HODOLD F. L. DOL 7: 70 HOD							
31 32 VDC00-B [5MP00-0] ERLXX—31 32 VDC00-D		31 32	MSTCL- 31 32 VDC06-B [JMP06-0	31 32 VDC00-D	31 32	31 32	
TITLE CONNECTORS				S Pa	(Jac)		
CONNECTORS				S Pa	COMPUTER ERAMINGHAM	CONNECTORS CONTROL COMPANY, INC MASS 10S ASSELSS 64 CALIF	DER
CONNECTORS COMPUTER CONTROL COMPANY INC. PAPER TAPE READER				WISIONS (A 241 (A))(A))(A 241 (A 241 (A 241 (A))(A))(A 241 (A 241 (A))(A))(A 241 (A))(A 241 (A))(A)(A)(A)(A)(A)(A)(A)(A)(A)(A)(A)(A)	COMPUTER HAMINGHAM DR. R.P.B. FING	CONNECTORS CONTROL COMPANY, INC MASS 10S ANGELES 64 CALIF DATE 7:160 DDP - 3:16-50	








APPENDIX µ-PAC DESCRIPTIONS


This appendix contains the descriptions for the following.

Level Shift Module (Dwg. No. B011524701)

CC-152 Transfer Gate PAC CC-272 Diode Resistor PAC

Other PAC descriptions can be found at the end of the Instruction Manual for the DDP-516 General Purpose Computer, Volume I, 3C Doc. No. 130071620.





701

- 1. COVER ITEM 2 WITH ITEM 5 BEFORE INSTALLING TO ITEM 1.
- 2. ITEMS 2 AND 3 MAY BE MOUNTED FLUSH TO ITEM 1.

Dwg. No. B011524701 Printed Circuit Board Assembly Level Shift Module

TRANSFER GATE PAC, MODEL CC-152

The Transfer Gate PAC (Figure CC-152-1) contains 14 two-input NAND gates without collector resistors, arranged in four independent groups. Two of the groups contain four NAND gates each, with one input being common to the four gates. The other two groups contain three NAND gates each, with one input being common to the three gates. All 14 circuits provide a facility for connecting the NAND gates in parallel without decreasing the output drive capability.

The Model CC-152 PAC can be used for the common transfer control of up to 14 data signals, with the common input used as a control or strobe input. Turn-on rise time is controlled so as to have a guaranteed minimum of 50 ns with no load.


SPECIFICATIONS

8 unit loads

Frequency of Operation	Circuit Delay
DC to 5 MHz (max)	120 ns (max) turn-on 40 ns (max) turn-off
Input Loading	Current Requirements
Individual inputs: 1 unit load each	+6V: 95 mA
Common inputs: l unit load per gate	Power Dissipation
Output Drive Capability	560 mW (max)

Electrical Parts List

Ref. Desig.	Description	CCD Part No.
C1	CAPACITOR, FIXED, PLASTIC DIELECTRIC: 0.033 µF ±20%, 50 Vdc	930 313 016
C2-C15	CAPACITOR, FIXED, CERAMIC DIELECTRIC: 10 pF ±10%, 100 Vdc	930 173 204
M1-M7	MICROCIRCUIT: F-01 dual NAND gate integrated circuit	950 100 001



1 - PIN NUMBER OF PAC

-2 PIN NUMBER OF MICROCIRCUIT

M3 REFERENCE DESIGNATION OF MICROCIRCUIT

F-04 TYPE OF MICROCIRCUIT

Figure CC-152-1. Transfer Gate PAC, Model CC-152, Schematic Diagram

3997

DIODE RESISTOR PAC, MODEL CC-272

The Diode Resistor PAC, Model CC-272 (Figure CC-272-1), contains sixteen silicon diodes having common cathodes and anodes which are brought out to individual pins. There are also fourteen resistors (1K) which are pulled up to +Vcc.

SPECIFICATIONS

Current Requirements

80 mA (max) from Vcc = 5V

Electrical Parts List

Ref. Desig.	Description	CCD Part No.
R1-R14	RESISTOR FIXED COMPOSITION: 1K, 5%, 1/4W	932 007 049
CR1-CR16	DIODE SILICON	943 083 002
Cl	CAPACITOR FIXED PLASTIC: 0.033 μF .±20% 50V	930 313 016




Figure CC-272-1 Diode Resistor Board Schematic

FIELD ENGINEERING MANUAL USERS' REMARKS FORM

		DOC. PART NO DATED	
ERROR	S NOTED:		
SUGGES	STIONS FOR IMPROVEMENT:		
SUGGES	STIONS FOR IMPROVEMENT:		
SUGGES	STIONS FOR IMPROVEMENT:		
SUGGES	STIONS FOR IMPROVEMENT:		
SUGGES	STIONS FOR IMPROVEMENT:		
SUGGES	STIONS FOR IMPROVEMENT:		-
SUGGES	STIONS FOR IMPROVEMENT:		
FROM:			DATE
	NAME	M/S	

FIRST CLASS

PERMIT NO. 39531 WELLESLEY HILLS MA. 02181

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY

HONEYWELL INFORMATION SYSTEMS FIELD ENGINEERING DIVISION 141 NEEDHAM STREET NEWTON HIGHLANDS, MA. 02161

ATT'N: FIELD ENGINEERING PUBLICATIONS

Honeywell

The Other Computer Company: **Honeywell**